Thesis for the Degree of Doctor of Philosophy

Silicon Integrated HBV Frequency Multipliers for THz Applications

Aleksandra Malko

Terahertz and Millimetre Wave Laboratory
Department of Microtechnology and Nanoscience - MC2
Chalmers University of Technology
Göteborg, Sweden 2015
Silicon Integrated HBV Frequency Multipliers for THz Applications
ALEKSANDRA MALKO

© ALEKSANDRA MALKO, 2015


Doktorsavhandlingar vid Chalmers tekniska högskola
Ny serie nr 3826
ISSN 0346-718X

Technical Report MC2-297
ISSN 1652-0769

Terahertz and Millimetre Wave Laboratory
Department of Microtechnology and Nanoscience – MC2
Chalmers University of Technology SE–412 96 Göteborg, Sweden
Phone: +46 (0)31–772 1000
URL: http://chalmers.se/mc2/EN

Cover: Bottom: SEM image of silicon integrated Heterostructure Barrier Varactor (HBV) diode in a 474 GHz frequency quintupler circuit. Top/left: Close up of the diode’s mesa. Top/right: TEM composite image of the transferred HBV material on silicon substrate. Insets show: Top: magnified In$_{0.53}$Ga$_{0.47}$As/In$_{0.52}$Al$_{0.48}$As/AlAs area, and bottom: In$_{0.53}$Ga$_{0.47}$As and silicon with 5 nm thick amorphous oxide layer in between.

Printed by Kompendiet
Göteborg, Sweden, February 2015
Abstract

This thesis deals with integrated varactor diode circuits for terahertz (THz) applications. In particular hybrid, monolithic microwave integrated circuits (MMICs), and heterogeneous integration are explored for frequency multiplier applications. Each of these techniques addresses different requirements for high power and high frequency electronic circuits. Namely: high thermal conductivity ($\kappa$) of substrates for enhanced power capabilities, process reproducibility of small diode and circuit component dimensions, and finally machining properties for enhanced robustness and functionality.

A fixed tuned 175 GHz frequency quintupler with a flip-chip assembled Heterostructure Barrier Varactor (HBV) diode was demonstrated. The microstrip circuit was fabricated on AlN substrate - a material with high thermal conductivity. The device delivers 60 mW of output power corresponding to 6.3 % conversion efficiency.

The heterogeneous integration of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ HBV material structure onto silicon and silicon-on-insulator (SOI) substrate was done in a process employing low temperature plasma assisted wafer bonding. Using this technology a frequency tripler ($\times3$) for W-band (75–110 GHz) and frequency quintupler ($\times5$) for 474 GHz were fabricated. The performance of the W-band frequency tripler delivering more than 180 mW of output power is comparable to the identical design in InP MMIC technology. The 474 GHz frequency quintupler circuit was fabricated on SOI substrate, hence robust and uniform 20 $\mu$m thick circuits were achieved. This multiplier delivers 2.8 mW of output power, and it represents the highest frequency of operation for HBV-based frequency multipliers.

By enabling the integration of compound semiconductors onto a silicon substrate, an increase in the performance and functionality of the device is achieved. Moreover, due to good thermal and mechanical properties of silicon, as well as established process technology for this material, a new generation of THz monolithic integrated circuits is possible.

Keywords: Compound semiconductors, epitaxial transfer, frequency multipliers, heterogeneous integration, Heterostructure Barrier Varactors (HBVs), integrated circuits, MICs, silicon, THz sources, wafer bonding.
List of publications

Appended papers

This thesis is based on the following publications:


Other papers and publications

The following publications are not included in this thesis due to an overlap in the content or the content being beyond the scope of this thesis.


List of abbreviations

AFM   Atomic Force Microscope
AG    Amorphous Glass
AlN   Aluminium Nitride
Au    Gold
BHF   Buffered Hydrofluoric Acid
CH₄   Methane
CMOS  Complementary Metal Oxide Semiconductor
CS    Compliant Substrate
CTE   Coefficient of Thermal Expansion
CVD   Chemical Vapor Deposition
DC    Direct Current
GaAs  Gallium Arsenide
GaN   Gallium Nitride
Ge    Germanium
GHz   Gigahertz (10⁹ Hz)
HBV   Heterostructure Barrier Varactor
HBT   Heterojunction Bipolar Transistor
HEMT  High Electron Mobility Transistor
IMPATT IMPact-ionization Avalanche Transit Time
InP   Indium Phosphide
IF    Intermediate Frequency
IR    Infrared
LO    Local Oscillator
LT    Low Temperature
MBE   Molecular Beam Epitaxy
MEMS  Micro-Electro-Mechanical System
MESFET Metal Semiconductor Field Effect Transistor
MIC   Monolithic Integrated Circuit
MMIC  Monolithic Microwave Integrated Circuit
MOCVD Metal-Organic Chemical Vapour Deposition
Ni    Nickel
Pd    Palladium
PMGI  Polydimethylglutarimide
RF    Radio Frequency
<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>RCA</td>
<td>Standard silicon wet chemical clean</td>
</tr>
<tr>
<td>RT</td>
<td>Room Temperature</td>
</tr>
<tr>
<td>RTA</td>
<td>Rapid Thermal Annealing</td>
</tr>
<tr>
<td>SD</td>
<td>Schottky Diode</td>
</tr>
<tr>
<td>SI</td>
<td>Semi-insulating</td>
</tr>
<tr>
<td>Si</td>
<td>Silicon</td>
</tr>
<tr>
<td>SiC</td>
<td>Silicon Carbide</td>
</tr>
<tr>
<td>SiGe</td>
<td>Silicon Germanium</td>
</tr>
<tr>
<td>SiO₂</td>
<td>Silicon Dioxide</td>
</tr>
<tr>
<td>SI</td>
<td>Semi-Insulating</td>
</tr>
<tr>
<td>SEM</td>
<td>Scanning Electron Microscope</td>
</tr>
<tr>
<td>SOI</td>
<td>Silicon-On-Insulator</td>
</tr>
<tr>
<td>STO</td>
<td>Strontium Titanate</td>
</tr>
<tr>
<td>TEM</td>
<td>Transmission Electron Microscope</td>
</tr>
<tr>
<td>Ti</td>
<td>Titanium</td>
</tr>
<tr>
<td>TMIC</td>
<td>Terahertz Monolithic Integrated Circuit</td>
</tr>
<tr>
<td>THz</td>
<td>Terahertz ($10^{12}$ Hz)</td>
</tr>
<tr>
<td>UV</td>
<td>Ultraviolet</td>
</tr>
<tr>
<td>XRD</td>
<td>X-Ray Diffraction</td>
</tr>
</tbody>
</table>
### List of notations

<table>
<thead>
<tr>
<th>Notation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$A$</td>
<td>Device area</td>
</tr>
<tr>
<td>$b$</td>
<td>Barrier width</td>
</tr>
<tr>
<td>$C_j$</td>
<td>Junction capacitance</td>
</tr>
<tr>
<td>$d$</td>
<td>Lattice constant</td>
</tr>
<tr>
<td>$d_{Si}$</td>
<td>Thickness of device layer in silicon-on-insulator</td>
</tr>
<tr>
<td>$\Delta S$</td>
<td>Elastance swing</td>
</tr>
<tr>
<td>$E_d$</td>
<td>Electric field in modulation layer</td>
</tr>
<tr>
<td>$E_g$</td>
<td>Energy gap</td>
</tr>
<tr>
<td>$\epsilon_0$</td>
<td>Permittivity in vacuum</td>
</tr>
<tr>
<td>$\epsilon_b$</td>
<td>Permittivity of the barrier material</td>
</tr>
<tr>
<td>$\epsilon_d$</td>
<td>Permittivity of the modulation material</td>
</tr>
<tr>
<td>$\epsilon_r$</td>
<td>Permittivity</td>
</tr>
<tr>
<td>$\eta$</td>
<td>Conversion efficiency</td>
</tr>
<tr>
<td>$f$</td>
<td>Frequency</td>
</tr>
<tr>
<td>$F$</td>
<td>Image force</td>
</tr>
<tr>
<td>$F_{FS}$</td>
<td>Image force in free surface</td>
</tr>
<tr>
<td>$G$</td>
<td>Shear module</td>
</tr>
<tr>
<td>$G_{epilayer}$</td>
<td>Shear module in epilayer</td>
</tr>
<tr>
<td>$G_{oxide}$</td>
<td>Shear module in oxide</td>
</tr>
<tr>
<td>$f_c$</td>
<td>Dynamic cut-off frequency</td>
</tr>
<tr>
<td>$f_p$</td>
<td>Pump frequency</td>
</tr>
<tr>
<td>$k_B$</td>
<td>Boltzman constant</td>
</tr>
<tr>
<td>$\kappa$</td>
<td>Thermal conductivity</td>
</tr>
<tr>
<td>$L_D$</td>
<td>Debye length</td>
</tr>
<tr>
<td>$L_n$</td>
<td>Conversion loss</td>
</tr>
<tr>
<td>$n$</td>
<td>Multiplication factor</td>
</tr>
<tr>
<td>$N$</td>
<td>Number of barriers</td>
</tr>
<tr>
<td>$N_D$</td>
<td>Donor impurity concentration</td>
</tr>
<tr>
<td>$\omega$</td>
<td>Angular frequency</td>
</tr>
<tr>
<td>$P_{AVA}$</td>
<td>Available input power</td>
</tr>
<tr>
<td>$P_{AV_A}$</td>
<td>Source available power</td>
</tr>
<tr>
<td>$P_{OUT}$</td>
<td>Available output power</td>
</tr>
<tr>
<td>$P_{RL}$</td>
<td>Power reflected</td>
</tr>
<tr>
<td>$q$</td>
<td>Elementary charge</td>
</tr>
</tbody>
</table>
\( R_s \)  Series resistance
\( s \)  Spacer thickness
\( S \)  Differential elastance
\( T \)  Temperature
\( \tan \delta \)  Loss tangent
\( w \)  Depletion width
\( V_{br} \)  Breakdown voltage
\( V_d \)  Voltage across depleted region
Contents

Abstract ii
List of publications v
List of abbreviations vii
List of notations ix

1 Introduction 1

2 Basic principles of HBV frequency multipliers 5
  2.1 Varactor frequency multipliers ............................................. 5
  2.2 Heterostructure barrier varactors ......................................... 7
    2.2.1 Basic principle of operation ........................................... 7
    2.2.2 HBV model ................................................................. 9
    2.2.3 III-V material systems ................................................ 9
  2.3 HBV frequency multipliers .................................................. 11

3 Heterogeneous integration - III-Vs on silicon 15
  3.1 Transmission lines and substrates for mm-wave and THz applications ... 15
  3.2 Heterogeneous integration methods ........................................ 18
    3.2.1 Epitaxial growth ........................................................... 18
    3.2.2 Epitaxial transfer ......................................................... 20
  3.3 Experimental procedure ...................................................... 22
    3.3.1 Material characterisation .............................................. 23

4 Integrated HBV frequency multipliers 27
  4.1 Technology ................................................................. 27
    4.1.1 Front-side technology ................................................... 27
    4.1.2 SOI back-side technology .............................................. 28
  4.2 Circuit design and characterisation ....................................... 31
    4.2.1 Design ................................................................. 31
    4.2.2 DC characterisation .................................................... 32
    4.2.3 S-parameter characterisation ......................................... 33
    4.2.4 RF characterisation .................................................... 34
  4.3 Silicon integrated frequency multipliers ................................... 35
4.4 Frequency multipliers in SOI technology . . . . . . . . . . . . . . . . . . . 36

5 Conclusions and future outlook 37

Summary of appended papers 41

Acknowledgment 42

Bibliography 43

Appendix 59
Chapter 1

Introduction

There is a growing interest in systems operating at terahertz (THz) frequencies (0.3–3 THz) [1]. Extensive work is conducted in the following areas: radio astronomy [2], climate change and atmosphere studies, security [3], short range wireless communication [4], and medicine [5]. Many of these applications rely on signal sources, e.g. Local Oscillators (LOs), that can generate sufficient power to drive high frequency components. Conventional electronic, two terminal LOs are based on: impact-ionization avalanche transit-time (IMPATT) [6], and transferred-electron devices (TEDs) also known as Gunn diodes [7]. In the optical domain Quantum Cascade Lasers (QCLs) [8], optical pumped gas lasers and difference frequency generator sources can be distinguished. In order to deliver sufficient LO power at high frequencies one can use power amplifiers or frequency multipliers, or combination of both. The performance of power amplifiers in GaN transistor technology is particularly worth noticing. These can produce Watts of output power at W-band [9]. A more detailed review of the technology and power amplifier performance can be found in [10]. Frequency multipliers are devices, which generate harmonics of an input signal ($n \times f_p$). These are based on nonlinear components, such as transistors [11,12], Schottky Diodes (SDs) [13] and Heterostructure Barrier Varactors (HBVs) [14]. SD frequency doublers ($2 \times f_p$), triplers ($3 \times f_p$) and quadruplers ($4 \times f_p$) are presented in [15–22]. Fig. 1.1 shows performance of state-of-the-art THz sources. One can notice that, as the frequency of operation reaches THz range, the available power greatly reduces. This part of the electromagnetic spectrum is called the ”THz gap”.

An alternative method to SD is HBV technology. Invented in 1989, HBV is a semiconductor device, which exhibits symmetric voltage-dependent capacitance [14]. The capacitance modulation in HBV is achieved by placing semiconductor material with high bandgap energy within another semiconductor material with lower bandgap energy. This configuration is referred to as a ”barrier”. Due to its nonlinear capacitance and anti-symmetric current-voltage, HBV generates only odd harmonics of the input signal ($n=3,5,7,...$). In addition, unlike SD, HBV does not require external biasing. In summary, a relatively simple device structure, compact and simplified circuit design of higher order frequency multipliers are the main advantages of HBV technology. Recently published works on HBV show that high power and high frequency sources in this technology are possible [Paper E], [33],[Paper A]. It also can be used to drive further high frequency multipliers.
Introduction

Fig. 1.1: Conventional solid-state THz sources: QCLs [23–25], RTDs [26, 27] Gunn diodes [7, 28], IMPATT diodes [6, 29], Schottky diodes [15–17, 19–22, 30], HBVs [31–33], GaN HEMTs [9, 34, 35], GaAs HEMT [36], metamorphic HEMT [37] and InP HEMT [38–43] power amplifiers.

At THz frequencies, in order to meet the device-circuit matching requirements, the diode and passive components dimensions must be scaled down. Therefore, process technology plays an important role in THz frequency electronics, and relies on high resolution lithographic techniques. It is not only the circuit dimensions that must be scaled with frequency, but also the substrate thickness, which for optimal circuit performance must be thinned to micrometre dimensions.

Common methods for HBV diode-circuit integration include hybrid and monolithic integration circuit (MIC) [44]. The hybrid integration refers to a method in which a discrete diode is flip-chip soldered or wire bonded in a circuit. On the other hand, MIC refers to technology in which diode and circuit are fabricated from the same initial semiconductor material. The MIC approach is preferable over hybrid technology because of high process reproducibility from batch to batch, and reduced parasitics which cause device performance degradation. However, many of the substrates on which MIC approach can be realised have poor thermal conductivity ($\kappa$), which limits high power performance of the diode. In addition, GaAs and especially InP are fragile materials, which when thinned to a few micrometres can easily bend or break. Considering the electrical, thermal and mechanical requirements of substrates for microwave circuitry, as well as specific fabrication requirements, a heterogeneous integration is suggested. In this approach combination of III-V compound semiconductors on foreign substrates by epitaxial growth or transfer methods [45] is possible. Using transfer techniques, integrated frequency mixers and multipliers on copper [46], glass [47, 48], AlN [49], diamond [50, 51] were demonstrated. Other possible scenario of heterogeneous integration is combining different active device technologies onto a silicon platform. This can be achieved by epitaxial growth or transfer methods. In contrast to silicon, certain com-
pound semiconductors offer direct bandgap and higher carrier mobility. Advances in III-V epitaxial growth enables growth of complex layer structures (heterostructures) for high performance electronic and photonic components. On the other hand, silicon has high thermal conductivity and it is a robust material with excellent mechanical properties. These properties allow for fabrication of complex waveguide structures, integrated antennas, thin membranes [52–56]. Combining compound semiconductors and silicon allows for new generation of THz electronics.

This thesis focuses on circuit integration methods for high power and high frequency sources based on HBV diodes. The technology development begins with hybrid [Paper E], monolithic microwave integration [Paper C], and novel epitaxial transfer technique onto silicon [Paper B] and silicon-on-insulator [Paper A].

The following structure was used for this thesis: Chapter 2 provides a general description of varactor based frequency multipliers. The basic principle of HBV diode operation is then described. This is followed by a review of to-date presented HBV frequency multipliers, and diode-circuit integration methods.

Chapter 3 contains transmission line theory followed by the description of common substrates for high frequency circuitry. This is continued with an introduction to methods of III-V semiconductor integration onto silicon substrate. The description of low-temperature plasma assisted wafer bonding process and characterisation of epitaxial transferred In$_{0.53}$Ga$_{0.47}$As/In$_{0.52}$Al$_{0.48}$As HBV material structure on silicon closes Chapter 3.

Chapter 4 describes fabrication methods for silicon and silicon-on-insulator (SOI) integrated frequency multipliers in HBV technology. This is followed by diode and frequency multiplier characterisation methods. This chapter summaries work on integrated frequency multipliers and places it in the research context. Chapter 5 provides discussion on the conducted research and lists possible future directions.
Chapter 2

Basic principles of HBV frequency multipliers

This chapter begins with basic theory of varactor frequency multipliers. Then, physical and electrical properties of a heterostructure barrier varactor (HBV) are described. This is followed by a review of to-date presented HBV-based frequency multipliers, and discussion on diode-circuit integration approaches.

2.1 Varactor frequency multipliers

A common method to deliver power for devices operating at THz frequencies is to use a frequency multiplier. A frequency multiplier circuit consists of a nonlinear device which transforms an input signal at pump frequency ($f_p$) into a signal with higher harmonics of $f_p$ ($n \times f_p$) where $n$ is an integer multiplication factor. Traditionally, nonlinear devices, such as transistors or microwave diodes are used for wave distortion.

A microwave diode in a frequency multiplier can operate either in a resistive (varistor) or reactive (varactor) mode [57]. A diode operating in a resistive mode shows a nonlinear resistance, while operational principle of a varactor is based on nonlinear capacitance or inductance. In particular, a forward-biased Schottky diode (SD) shows a strong nonlinear resistance, and a nonlinear capacitance when biased in the backward direction. The shape of the nonlinear capacitance depends on the diode physical properties. These can be either asymmetrical (Fig. 2.1(a)) or symmetrical (Fig. 2.1(b)) with respect to a certain bias point. To the group of varactors with asymmetrical capacitance-voltage characteristic the following belong: $p^+$-n junction, step-recovery diodes and reverse-biased SDs [58]. Schottky/2-DEG diode [59], back-to-back barrier-n layer-$n^+$ diode [60], anti-parallel Schottky diode pair with inhomogeneous doping [61] and heterostructure barrier varactor (HBV) [14] are examples of varactors exhibiting symmetrical capacitance-voltage characteristic.

An equivalent circuit of a pure varactor model is shown in Fig. 2.2 [62]. It consists of a variable capacitor connected in series with a resistance ($R_s$), which summarises resistive losses within the device.

A figure of merit of a frequency multiplier is its dynamic cut-off frequency ($f_c$), and
Basic principles of HBV frequency multipliers

Figure 2.1: (a) Asymmetrical and (b) symmetrical differential elastance characteristics of varactor.

\[
S = \frac{1}{C_{\text{MAX}} - C_{\text{MIN}}} \]

(a) \hspace{1cm} \hspace{1cm} \hspace{1cm} \hspace{1cm} \hspace{1cm} (b)

The conversion efficiency (\(\eta\)) of a frequency multiplier is a ratio between the output power (\(P_{\text{OUT}}\)) from the device and the available input power (\(P_{\text{AVA}}\)) delivered to the device, and is given by

\[
\eta = \frac{P_{\text{OUT}}}{P_{\text{AVA}}} \, [\%] \tag{2.2}
\]

In an ideal varactor frequency multiplier the maximum conversion efficiency can reach 100\% [63]. However, in practice this is limited by the device’s series resistance (\(R_s\)). In contrary the best achievable \(\eta\) in a varistor frequency multipliers is \(1/n^2\) [63].

The conversion loss (\(L_n\)) is related to a conversion efficiency, expressed in dB and is calculated as

\[
L_n = P_{\text{AVA}} - P_{\text{OUT}} \, [\text{dB}] \tag{2.3}
\]

Improving the performance of a frequency multiplier requires impedance matching, that is presenting optimal embedding impedances for the varactor at different harmonics. This includes harmonics which are not a part of either input or output signal, but are essential for the frequency multiplier performance [57]. These are known as idler harmonics.
2.2 Heterostructure barrier varactors

2.2.1 Basic principle of operation

A heterostructure barrier varactor (HBV) is a semiconductor device. A HBV diode exhibits a nonlinear, symmetrical capacitance-voltage relationship with its maximum at 0 V (Fig. 2.3(a)), and an anti-symmetrical current-voltage (Fig. 2.3(b)). The capacitance modulation in HBV is possible by stacking a material with high bandgap energy within another material with smaller bandgap energy. Under applied voltage the high bandgap acts as a barrier for electrons. This is shown schematically in Fig. 2.4. Increasing the voltage results in increase of the depletion width \(w\), thereby decreasing the device capacitance respectively. The differential elastance of a HBV diode can be described with following equation:

\[
S = \frac{1}{C} = \frac{N}{A} \left( \frac{b}{\epsilon_b} + \frac{s}{\epsilon_d} + \frac{w}{\epsilon_d} \right) \left[1/F\right]
\] (2.4)

where \(S\) is elastance, \(A\) is the device area, \(N\) is the number of barriers, \(b\) is the barrier thickness and \(s\) is the spacer thickness. \(\epsilon_b\) and \(\epsilon_d\) are the dielectric constants of the
basic principles of HBV frequency multipliers

The voltage dependent depletion layer width is calculated as

\[ w = \sqrt{\frac{2\epsilon_d|V_d|}{qN_D}} \]  \[ [m] \] (2.5)

where \( V_d \) is the voltage across the depleted region in each of the modulation layers, \( N_D \) is the doping concentration in modulation layer, and \( q \) is the elementary charge. Equation 2.5 is valid when \( V_{br} > V_d > 0 \) V. For \( V_d=0 \) V condition the minimum elastance is expressed by

\[ S_{min} = \frac{1}{C_{max}} = \frac{N}{A} \left( \frac{b}{\epsilon_b} + \frac{2s}{\epsilon_d} + \frac{2L_D}{\epsilon_d} \right) \] \[ [1/F] \] (2.6)

where \( L_D \) is the Debye length given by

\[ L_D = \sqrt{\frac{\epsilon_d k_B T}{q^2 N_D}} \] \[ [m] \] (2.7)

where \( k_B \) is the Boltzmann constant and \( T \) is temperature. The maximum elastance \( S_{max} \) is limited by

\[ S_{max} = \frac{1}{C_{min}} = \frac{N}{A} \left( \frac{b}{\epsilon_b} + \frac{s}{\epsilon_d} + \frac{w_{max}}{\epsilon_d} \right) \] \[ [1/F] \] (2.8)

where \( w_{max} \) is the maximum extension of depletion width. The maximum depletion width is determined by one of the following conditions:

- modulation layer punch-through, when \( w_{max} \) equals to the modulation layer thickness \( m \);
- large conduction current across the barrier due to the thermionic emission at high electric fields;
- large conduction current due to the impact ionisation at high electric field, calculated as

\[ w_{max} = \frac{\epsilon_d E_{d,max}}{qN_D} = \sqrt{\frac{2\epsilon_d V_{br}}{qN_D}} \] \[ [m] \] (2.9)

where \( E_{d,max} \) is the maximum electric field, and \( V_{br} \) is the breakdown voltage in the modulation layer. \( V_{br} \) for an abrupt pn-junction is given by [64]

\[ V_{br} = 60 \left( \frac{E_g}{1.1 eV} \right)^{3/2} \left( \frac{N_D}{10^{16} cm^{-3}} \right)^{-3/4} \] \[ [V] \] (2.10)

where \( E_g \) is the barrier height of the semiconductor in modulation layer at 300 K.

- or, due to current saturation [65,66], and is then estimated as [67]

\[ w_{max} = \frac{\nu_{max}}{8f_p} \] \[ [m] \] (2.11)

where \( \nu_{max} \) is saturated electron velocity and \( f_p \) is the pump frequency.
2.2 Heterostructure barrier varactors

2.2.2 HBV model

An extended quasi-static equivalent circuit of HBV is shown in Fig. 2.5. It consists of a current source, which models the device leakage current that is dependent on temperature and frequency [68].

As already mentioned, $R_s$ is a sum of resistive losses within a device. In a HBV diode, the main impact on $R_S$ comes from resistance of the ohmic contact area $R_c$, resistance in the active layer $R_{\text{active}}$, resistance of the contact layer $R_{\text{contact}}$, and the spreading resistance in the buffer layer $R_{\text{spread}}$. $R_S$ is given by

$$R_s(V, T, f) = R_c + R_{\text{active}}(V, T) + R_{\text{contact}}(V, T) + R_{\text{spread}}(T, f) \quad [\Omega] \quad (2.12)$$

In frequency multipliers $R_S$ affects $\eta$, as it dissipates power at every frequency for which current may flow through the diode [57, 69]. Moreover, the $R_S$ will increase with frequency due to the skin effect [70, 71].

With only a temperature dependence of $R_{\text{active}}, R_{\text{contact}},$ and $R_{\text{spread}},$ as a rule of thumb $R_S$ can be approximated as [72]

$$R_s(T) = R_{s,T_0} \left(\frac{1}{4} + \frac{3}{4} \frac{T}{T_0}\right) \quad [\Omega] \quad (2.13)$$

where $R_{s,T_0}$ is the parasitic series resistance at $T_0$, and $T$ is the elevated junction temperature at dissipated power ($P_{\text{DISS}}$), and assuming $P_{\text{DISS}}$ is equal to $P_{\text{IN}}$, the junction temperature can be estimated as [Paper A]

$$T = T_0 + P_{\text{IN}} R_{\text{th}} \quad [K] \quad (2.14)$$

where $R_{\text{th}}$ is thermal resistance. For a planar HBV the main contribution to $R_{\text{th}}$ is in the mesa region and substrate-buffer contact region [72, 73], [Paper D].

$L_P$ models parasitic connections to the diode (i.e. wire bonding, air-bridges), while $C_P$ represents parasitic capacitance due to packaging.

2.2.3 III-V material systems

The HBV material structure is grown with molecular beam epitaxy (MBE) on semi-insulating (SI) or highly doped substrates. A typical layer structure of a HBV diode is shown in Table 2.1. The highly doped buffer (layer 1) and contact materials (layer
are optimised for low resistive losses. Moderately doped layer 2 and layer 6 allow for capacitance modulation. These regions are also optimised for minimum resistivity and maximum breakdown voltage. The undoped region layer 4 creates a barrier for electrons, and prevents their transport from layer 6 to layer 2. A material with high bandgap energy is preferable, since it minimises the thermionic emission and carrier tunneling through the barrier [74]. Layer 3 and layer 5 act as spacers, preventing diffusion of dopants to the barrier.

Because of material symmetry, by repeated growth of layer 3–layer 6 several barriers can be stacked on top of each other. This is done to increase the device power handling capability. However, the number of barriers (N) is limited by the semiconductor’s thermal conductivity [72,75]. Various material systems have been presented to improve the device electrical and power performance.

Table 2.1: Typical HBV material layer structure.

<table>
<thead>
<tr>
<th>Layer No.</th>
<th>Comment</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Contact</td>
<td>n++</td>
</tr>
<tr>
<td>6</td>
<td>Modulation (m)</td>
<td>n</td>
</tr>
<tr>
<td>5</td>
<td>Spacer (s)</td>
<td>i</td>
</tr>
<tr>
<td>4</td>
<td>Barrier (b)</td>
<td>i</td>
</tr>
<tr>
<td>3</td>
<td>Spacer (s)</td>
<td>i</td>
</tr>
<tr>
<td>2</td>
<td>Modulation (m)</td>
<td>n</td>
</tr>
<tr>
<td>1</td>
<td>Buffer (buff)</td>
<td>n++</td>
</tr>
<tr>
<td>0</td>
<td>Substrate</td>
<td>SI or n++</td>
</tr>
</tbody>
</table>

- **GaAs/AlGaAs**
  The very first HBV structure was grown on GaAs substrates [14, 76], with undoped GaAs/AlGaAs barrier region. A small potential barrier height in the modulation layer results in high leakage current, thus degrading the device performance.

- **In0.53Ga0.47As/In0.52Al0.48As**
  Today, most of the HBV structures are grown with In0.53Ga0.47As/In0.52Al0.48As on InP substrates. The barrier consists of an undoped In0.52Al0.48As/AlAs/In0.52Al0.48As region [77]. The material stack for In0.53Ga0.47As HBV devices is shown in Fig. 2.6. The interest in In0.53Ga0.47As for HBV diodes is motivated by higher than in GaAs electron mobility. However, because of poor thermal conductivity of In0.53Ga0.47As (κ=4.8 Wm\(^{-1}\)K\(^{-1}\)) HBV diodes suffer from poor heat dissipation, which limits the allowed number of barriers per mesa, and overall device performance at high input power levels [73]. Nevertheless, state-of-the-art HBV frequency multipliers have been presented with this material structure [33,78,79], [Paper C].

  Metamorphic growth of In\(_{1-x}\)Ga\(_{x}\)As on GaAs could substitute HBV devices on InP substrates, which are costly and available in small wafer sizes.

- **Al\(_{1-x}\)Ga\(_{x}\)N/GaN**
  Studies with GaN materials for HBV devices have been proposed and carried out [80,81]. The GaN is characterised by a large energy bandgap (\(E_g=3.2\) eV) and high electron sat-
2.3 HBV frequency multipliers

Unlike a Schottky diode the HBV frequency multipliers generate only odd-harmonics of the input signal. Hence, the number of required idler circuits that need to be considered for design of high order harmonics frequency multiplier is reduced. For example, no idler circuits are required to design a HBV frequency tripler \((3 \times f_p)\), and only one idler circuit at \(3 \times f_p\) for a frequency quintupler \((5 \times f_p)\) must be taken into account. The number of required idler circuits is in contrast with an abrupt-junction diode, a frequency tripler and quadrupler will require one idler at \(2 \times f_p\), while a quintupler will require two idler circuits at \(2 \times f_p\) and \(4 \times f_p\) [57].

Due to anti-symmetrical current-voltage of HBV, the frequency multipliers circuits do not require an external bias. This greatly simplifies the circuit design and makes it more compact.

Table 2.2 summarises HBV frequency multipliers reported so far in various technologies and their performance. We distinguish two types of diode-circuit integration methods, i.e. hybrid and integrated circuits.

- Hybrid

The hybrid technology refers to the process in which a discrete diode and circuit are fabricated in separate processes and on different substrates. A diode is flip chip soldered or wire-bonded into the circuit [20, 85, 92], [Paper E]. The main advantage of this process is its low cost. However, reduced component dimensions at THz frequencies reduce

\[\text{uration velocity } (25 \times 10^6 \text{ cm/s}).\] However, due to spontaneous polarization and stress induced piezoelectric field in AlGaN and GaN, an asymmetrical capacitance-voltage characteristic was obtained [80].

- InAs/AlSb

Besides the common III-V semiconductors, AlSb grown on InAs buffer layer has also been proposed for HBV diodes [82, 83]. Although InAs has a narrow bandgap, its main advantage is electron mobility which is almost 33,000 \(\text{cm}^2\text{V}^{-1}\text{s}^{-1}\). However, the alloys containing Sb are sensitive to water and air, making the device fabrication challenging. In addition to that, InAs substrates are rather expensive, thus a common method is growth on substrates like i.e. GaAs. Large lattice mismatch between AlSb and GaAs of almost 8% limits growth of high quality and dislocation free material.
**Table 2.2:** Performance of HBV based frequency multipliers.

<table>
<thead>
<tr>
<th>(f_{\text{out}}) [GHz]</th>
<th>(P_{\text{OUT}}) [mW]</th>
<th>(\eta) [%]</th>
<th>3-dB BW Factor</th>
<th>Technology</th>
<th>Ref.</th>
</tr>
</thead>
<tbody>
<tr>
<td>97</td>
<td>85</td>
<td>20</td>
<td>(\times 3)</td>
<td>MMIC InP</td>
<td>[84]</td>
</tr>
<tr>
<td>100</td>
<td>1</td>
<td>4.9</td>
<td>1.4</td>
<td>hybrid, Quartz</td>
<td>[85]</td>
</tr>
<tr>
<td>102</td>
<td>32</td>
<td>21</td>
<td>(\times 3)</td>
<td>hybrid, quartz</td>
<td>[86]</td>
</tr>
<tr>
<td>107</td>
<td>185</td>
<td>23</td>
<td>15</td>
<td>MMIC InP</td>
<td>[Paper C]</td>
</tr>
<tr>
<td>107</td>
<td>185</td>
<td>23</td>
<td>15</td>
<td>heterogeneous, Si</td>
<td>[Paper B]</td>
</tr>
<tr>
<td>112</td>
<td>15</td>
<td>5</td>
<td>17</td>
<td>hybrid AlN</td>
<td>[87]</td>
</tr>
<tr>
<td>113</td>
<td>195</td>
<td>15</td>
<td>1.5</td>
<td>hybrid, AlN</td>
<td>[32]</td>
</tr>
<tr>
<td>175</td>
<td>60</td>
<td>6.3</td>
<td>4.5</td>
<td>(\times 5)</td>
<td>heterogeneous, Cu</td>
</tr>
<tr>
<td>221</td>
<td>7.1</td>
<td>7.9</td>
<td>(\times 3)</td>
<td>heterogeneous, Cu</td>
<td>[46]</td>
</tr>
<tr>
<td>240</td>
<td>0.21</td>
<td>0.25</td>
<td>(\times 7)</td>
<td>MMIC, InP</td>
<td>[31]</td>
</tr>
<tr>
<td>248</td>
<td>8</td>
<td>0.95</td>
<td>(\times 3)</td>
<td>quasi-optical, InP</td>
<td>[88]</td>
</tr>
<tr>
<td>282</td>
<td>31</td>
<td>7</td>
<td>(\times 3)</td>
<td>MMIC, InP</td>
<td>[33]</td>
</tr>
<tr>
<td>288</td>
<td>6</td>
<td>6</td>
<td>15</td>
<td>heterogeneous, Quartz</td>
<td>[89]</td>
</tr>
<tr>
<td>290</td>
<td>9.5</td>
<td>8</td>
<td>8.6</td>
<td>(\times 3)</td>
<td>hybrid, AlN</td>
</tr>
<tr>
<td>450</td>
<td>1</td>
<td>1.45</td>
<td>(\times 3)</td>
<td>hybrid, GaAs</td>
<td>[91]</td>
</tr>
<tr>
<td>474</td>
<td>2.8</td>
<td>0.75</td>
<td>4</td>
<td>(\times 5)</td>
<td>heterogeneous, Si</td>
</tr>
</tbody>
</table>

The assembly tolerances and repeatability in the device performance [44]. In addition, soldering introduces additional parasitics which must be taken into account during the design.

- **Integrated**

To eliminate the uncertainty associated with wire bonding and soldering techniques, a more convenient method is to integrate the active components within the circuit [44]. Since all passive and active components are fabricated on one substrate, this technology is more reliable and repeatable than hybrid, and is favourable for high frequency applications [11, 33, 37, 38, 93, 94], [Paper C]. Two types of integrated circuit approaches can be distinguished: monolithic integrated circuits (MICs) (i.e. monolithic microwave integrated circuit (MMIC) [44]) and heterogeneous integration. The MMICs are usually realised on high permittivity substrates (e.g. semi-insulating GaAs) with transmission line components for impedance matching. A special case of MMIC is membrane technology [95]. In this method a few micrometres thick and GaAs membrane grown in between thin etch-stop AlGaAs layers on GaAs substrate [95]. The fabrication of diode and passive circuit elements is followed by the substrate removal by standard lapping and etching techniques. The etch selectivity towards GaAs assures that the etch process will stop when AlGaAs layer is reached. This method is dominant for Schottky diode high frequency multipliers and frequency mixers [95–99].

In the heterogeneous integration approach an epitaxial layer for active device is grown on a non-native substrate which usually has beneficial properties [22, 61, 100], [Paper B], [Paper A]. It gives an additional degree of freedom in device and circuit design, and choice of fabrication techniques, where the overall aim is improved performance, increased functionality and/or reduced cost. A detailed description of het-
Fig. 2.7: Example of (a) discrete HBV diodes and (b) monolithic integrated circuit [Paper C].

erogeneous integration methods of compound semiconductors onto silicon substrate are given in Chapter 3.
Millimetre- and submillimetre wave circuits can be fabricated either as hybrid circuits, where individual devices are assembled on a host substrate, or as monolithic integrated circuits (MICs). Because of the short wavelength ($\lambda$) at high frequencies, the component dimensions must be scaled down. Therefore, the most convenient way is to monolithically integrate a diode and circuit. MIC technology is restricted to substrate materials on which high quality compound semiconductors can be grown. These substrates are often characterised by high dielectric constant and low thermal conductivity, i.e. InP and GaAs. And some of these substrate materials are also fragile, and when thinned to a few micrometres these can bend or break easily. Therefore other materials with superior mechanical and thermal properties must be considered, e.g. silicon.

A method which enables integration of compound semiconductors onto foreign substrates is known as heterogeneous integration [45]. To-date, the heterogeneous integration is mainly associated with photonic devices on a silicon platform, however this method is applicable for silicon integrated high frequency electronic components as well.

This chapter begins with a short introduction to transmission line concept, followed by a review of substrate materials for high frequency applications. It is followed by the description of heterogeneous integration methods of compound semiconductors onto silicon. Then a description of low temperature plasma assisted wafer bonding, which was specifically employed to transfer $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ HBV material onto silicon carrier is given. The transferred material was studied with methods like: atomic force microscopy (AFM), transmission electron microscopy (TEM) and X-ray diffraction (XRD). The results are presented in section 3.3.1.

### 3.1 Transmission lines and substrates for mm-wave and THz applications

The transmission lines are used to guide electromagnetic waves in the circuit [101]. Example of transmission lines used in high frequency circuit design are: microstrip (MS), coplanar waveguide (CPW), and suspended-substrate stripline (SSSL). Schematic
drawings of these line concepts are shown in Fig. 3.1.

Microstrip (MS), which propagates quasi-TEM modes, is suitable for both hybrid and monolithically integrated circuits [102]. In the MS configuration a microstrip line is separated from the ground plane with a dielectric material, see Fig. 3.1(a). In traditional microstrip technology the ground connections are realised in the via-hole technology. At high frequencies the moding effect must be considered. The surface waves in microstrip are excited above certain cut-off frequency [103]

$$f_c = \frac{75}{d\sqrt{\varepsilon_r} - 1} \text{ [GHz]}$$

From eq. 3.1 one can notice that, a high dielectric substrate must be thinned down to micrometre levels if designed at high frequencies to avoid multiple modes in the waveguide. However, losses in thin substrates are higher. Additionally, very thin substrate are not easy to handle.

Unlike in microstrip, the ground connections for CPW are made on the substrate surface [102], which can shorten the electrical length of the ground connections. Thus CPW performance is less dependent on the substrate thickness. The main concern of CPW technology are dispersion and radiation losses, as well as losses on rough conductor edges.

The suspended-substrate stripline (SSSL), which also refers to circuit on a membrane, is a common choice for design of high impedance lines. The main advantages of SSSL topology are its TEM nature and effective permittivity which is close to 1.0 [102]. However, these lines require small feature dimensions, which are not easily obtained with standard photolithography techniques. In addition, unlike in microstrip, the heatsinking is not located under the substrate, therefore thermal management for SSSL circuit must be carefully considered.

Taking all of these requirements into account, a preferable substrate for high frequency transmission lines should have: low loss tangent ($\tan \delta$), low and isotropic
permittivity ($\epsilon_r$), high resistivity ($\rho$), and preferably high thermal conductivity ($\kappa$). Table 3.1 provides a summary of electrical and physical attributes of some commonly used substrate materials and is followed by a short description of these materials.

**Diamond**

Commercially available diamond substrates are prepared by chemical vapour deposition (CVD). Main advantage of CVD diamond is its low loss tangent and high thermal conductivity, which makes it a great candidate for high frequency and high power applications [51, 107, 110]. However, substrates of CVD diamond are only available in small die sizes, are expensive and difficult to machine.

**Silicon**

Silicon has thermal conductivity twice as high as that of InP and GaAs, which is beneficial for high power diode operation [Paper D]. The mechanical properties of silicon, and technology advancement for this material, allows for fabrication of thin membranes, waveguide integrated antennas and complex waveguide shapes for high frequency applications [22, 52, 55, 111–114]. However, bulk silicon has high loss tangent, therefore it is more convenient as substrate for low frequency devices. For high frequency applications a high resistivity (HR) silicon is used. Electrical properties of HR silicon are closer to semi-insulating InP and GaAs. However, charge accumulation at the Si/SiO$_2$ interface causes enhanced surface conductivity which contributes to an increased microwave loss in HR silicon [115]. In order to reduce this loss methods like surface passivation [116] and surface damage by high dose implantation [117] have been suggested.

---

1Coefficient of Thermal Expansion (CTE).
2Data are given for CVD diamond.
3At 10 GHz.
4At 80 GHz.
5Refers to fused silica.
6Refers to alumina, ceramic form of sapphire.
7Sapphire.
• **Aluminium Nitride and Silicon Carbide**

Aluminium nitride (AlN) and silicon carbide (SiC) are wide-bandgap and robust materials. Due to their excellent thermal properties, they serve as host substrates for high power GaN HEMTs [118, 119] and other millimetre-wave applications [87], [Paper E]. Because of the high loss tangent of SiC, it is more attractive for applications operating at low frequencies.

• **Indium Phosphide and Gallium Arsenide**

Semi-insulating (SI) InP and GaAs substrates are broadly used in the mm-wave and THz applications. These are characterised by low loss tangent and high electrical resistivity. Moreover, the epitaxial growth methods allow for growth of high quality structures on these substrates. However, these materials have poor thermal conductivity which limits device performance at high input power levels [72].

• **Fused silica**

Low loss tangent and low permittivity of fused silica makes this material very attractive for high frequency circuits [92, 120]. Unfortunately, fused silica has very low thermal conductivity, and it is also a brittle material what makes fabrication processes difficult.

• **Alumina and sapphire**

Alumina and crystalline sapphire have very similar electrical parameters. Both are also robust, temperature stable and are characterised by good thermal conductivity. Unlike sapphire, alumina is less expensive, hence more common for microwave circuits.

Among all of the presented substrates, silicon is the most studied and most established material in the microelectronic industry, which has seen continued and steady growth over the past 50 years [121]. Additionally, electronic and mechanical properties of silicon represent a compromise among the above listed materials.

### 3.2 Heterogeneous integration methods

In this work the heterogeneous integration refers to growth and epitaxial transfer methods of compound semiconductors onto silicon substrate. Both of these approaches have their advantages and limitations, which are addressed below.

#### 3.2.1 Epitaxial growth

Main limitations of the direct growth of compound semiconductors on silicon substrate are lattice mismatch, difference in the Coefficient of Thermal Expansion (CTE), and material polarity.

The lattice mismatch between the substrate and epitaxial layer will define the critical thickness of the epilayer. For material systems in which the lattice mismatch is below 2%, this critical thickness is relatively high, consequently, the defect density in these films is approximately $10^5 \ cm^{-2}$. For material systems like GaAs—Si and InP—Si in which the lattice mismatch is of 3.3% and 8% respectively, the critical thickness is much lower, making density of dislocations in thick films higher, which will result in degrada-
tion of electrical and optical properties.

Additionally, GaAs and InP are polar semiconductors, while Si is a non-polar material. The difference in the polarity will lead to creation of antiphase boundaries, and consequently the final epilayer may behave like a highly compensated semiconductor. A detailed discussion of antiphase domain and techniques of their suppression can be found in [122].

Typical MBE and MOCVD growth temperatures of compound semiconductors are in the range of 400–600 °C and 800–1000 °C respectively. At these temperature levels the substrate and epilayer maintain their own lattice constants. However, when the wafer is cooled down to room temperature (RT), both materials will follow their lattice constants, which will introduce additional strain in the film. This results in wafer bending or epilayer cracking.

Because of these limitations, a number of growth techniques has been developed and presented in order to reduce the density of misfit and treading dislocations, and to overcome the CTE mismatch. These methods are described below.

- **Compliant substrate**

  When a substrate thickness is in the range of tens or few hundreds of nm, the strain relaxation caused by misfit or treading dislocations will be accommodated in a thin substrate rather than in a thick film. This is why the critical thickness of the epitaxial layer can be significantly increased [123]. Handling of very thin substrates is difficult, therefore, it is convenient to prepare a compliant substrate (CS) on a mechanical host substrate. CS can be in a form of a thin membrane or a suspended disk on a narrow pillar [123, 124]. The dimensions of a membrane or disk are limited, therefore a more convenient solution is to use silicon-on-insulator (SOI) substrate with a thin device layer as a CS. It was shown that the generated dislocations will migrate to the underlying Si/oxide interface, further relaxing the misfit strain [125].

  Epitaxially grown amorphous oxides can also serve as buffer layers. This method was first presented in [126], where SrTiO$_3$ (STO) and BaTiO$_3$ (BTO) were used. It was shown that amorphous buffer reduces mechanical strain and thermal mismatch in the epilayer. Using this method GaAs MESFETs on Si were presented [127].

- **Metamorphic buffer**

  Nucleation and propagation of antiphase boundaries and treading dislocations can be minimised by introducing a metamorphic buffer layer. Over the years various metamorphic growth approaches on silicon have been suggested. One of them is to grow a buffer layer with sequenced growth temperatures (low/high) [128]. Under such growth conditions the dislocations can be greatly suppressed, and good quality active device layer can be obtained.

  Other applications that have been presented on metamorphic buffer are InSb transistors for low power applications accommodated on a GaAs/InAlSb buffer layer [129], and on GaSb/GaP buffer [130]. A disadvantage of this method is a thick buffer layer, which contributes in poor heat dissipation and degrades the device performance.

  Another possible method is to use germanium (Ge) as a buffer for GaAs-based devices. Ge and GaAs are lattice matched materials. An example of Ge as a buffer can be found in [131]. In this work a Si$_{1-x}$Ge$_x$ was grown on silicon substrate, with gradually graded Ge composition, which enables growth of dislocation free GaAs film.
• **Pattern substrate growth**

The quality of heterogeneous grown III-Vs on silicon can be improved if the growth area is reduced to a few $\mu m^2$ or a couple of $nm$. This type of growth is known as a pattern substrate or selective area epitaxy. The reduction of the growth area is obtained by creating a pattern (either trenches or openings) in $SiO_2$ or $SiN$ [132,133]. An extensive discussion on the zero deposition on $SiO_2$ mask can be found in [134]. Alternatively III-V material structure can be grown on Ge template masked with $SiO_2$ trenches [135].

### 3.2.2 Epitaxial transfer

An alternative method to epitaxial growth is epitaxial transfer, which is based on wafer bonding technology. In contrast to epitaxial growth, wafer bonding is not limited by materials lattice parameters, CTE or crystal structures. The epitaxial transfer enables combination of almost all materials. To obtain good quality bonding the surfaces of the joined wafers must have micro roughness (rms) below 1 nm [136] and be free of contaminations. Any surface contamination, i.e. dust, hydrocarbons or metal ions, may cause creation of voids (an area where the bonding process did not occur). For example, a particle of a 1 $\mu m$ diameter on a 4” substrate will lead to a void with a diameter of 1 cm [137], which is why proper wafers cleaning is essential.

The process of wafer bonding is of great interest for micromechanics, microelectronics and optoelectronics. Depending on application and properties of the combined materials different bonding techniques can be utilised. Generally speaking, the wafer bonding can be split into direct and indirect techniques. Table 3.2 summarises commonly used methods for semiconductor wafer bonding technology, which are briefly described below.

<table>
<thead>
<tr>
<th>Technique</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Direct</td>
<td>Anodic; Ionic bonding; high electric fields</td>
</tr>
<tr>
<td>Direct</td>
<td>Direct; Surface roughness &lt;1 nm; thermal anneling</td>
</tr>
<tr>
<td>Plasma assisted</td>
<td>Low temperature; Oxygen or fluorine plasma. Suitable for thermally mismatched materials.</td>
</tr>
<tr>
<td>Indirect</td>
<td>Adhesive; Thin ($\mu m$) adhesive layer (polymer, spin-on glass).</td>
</tr>
<tr>
<td>Eutectic</td>
<td>Metal alloys for soldering.</td>
</tr>
</tbody>
</table>

**Table 3.2:** Commonly used wafer bonding techniques in semiconductor technology [45, 136, 138–140]

• **Indirect wafer bonding**

In the indirect method a thin layer of adhesive or metal (eutectic bonding) is used as a bonding agent [141]. In the adhesive approach one or both surfaces are coated with a polymer before bringing wafers into contact. Depending on the adhesive, to solidify the structure it must be treated with temperature or ultraviolet light. In the eutectic bonding one of the wafers is usually covered with a thin layer of metal i.e. gold,
aluminium or chromium. The system is then heated beyond the metal’s eutectic point causing diffusion of silicon into the metal.

The indirect wafer bonding technology has been successfully applied to silicon integrated SDs [22, 48, 142], HBVs [46, 47], transistors [143–145], lasers and solar cells [146, 147].

• Direct wafer bonding

In contrast to the indirect wafer bonding, the direct wafer bonding technique does not require an intermediate material between the joined wafers, hence good thermal conductivity between materials can be obtained compared with polymer bonding. Clean and contamination free wafers bond spontaneously, however the bonding energy will have to be further increased in order to obtain stable bond. Bonding energy is improved by applying external force or by annealing the bonded pair at high temperatures. However, if the thermal expansion coefficient mismatch is taken into consideration or if high temperatures can change the material or structure properties, then a low temperature (LT) procedure is preferable [148]. A low temperature wafer bonding refers to bonding at temperatures below 400 °C. Prior to the bonding the joined surfaces are treated with oxygen plasma. Oxygen plasma effectively removes hydrocarbon and water related species [138]. Plasma activation allows for spontaneous wafer bonding, and it was shown that the strength of the bonding is comparable to thermally treated wafers, and it is strongly dependent on the plasma discharge energies [138]. If wafers with large areas are bonded, then silicon wafer can be patterned with outgassing channels, which will effectively remove trapped air, reducing probability of voids [149]. In the applications which require oxide free interfaces fluorine or argon plasma can be used [150]. The direct wafer technology was applied to silicon integration of photonic and electronic devices [151].

The direct wafer bonding can also be obtained due to the ion migration under high electric field (anodic bonding) applied to the bonded pair. However, this method is restrained to bonding of sodium containing glass with semiconductor materials of similar thermal expansion.

• Epitaxial lift-off

After the wafer bonding in order to expose the transferred material the donor wafer is removed by lapping and/or etching. Removal of the donor wafer adds to the total cost of epitaxial transfer technology, making this process costly. In order to save on the donor wafer methods such as mechanical splitting [152], ion-cutting [153–156] (SmartCutTm), and undercutting by selective chemical etching also known as epitaxial lift-off (ELO) [157] have been proposed.

Prior to the ELO process, the epitaxial structure is grown on a sacrificial buffer layer. This buffer layer is then selectively wet etched releasing the epitaxial film from the donor substrate [157, 158]. A thick photoresist or wax is used to protect the front side of the film. When the sacrificial buffer is completely removed and epilayer is released from the donor substrate, the epitaxial film is placed on a desired substrate. The created hydrogen bonds hold the two pieces together [159, 160]. Because the epitaxial film is lifted-off, the donor substrate stays intact and can be reused for another epitaxial growth, making the process less expensive [161]. Transistors [162, 163], photodiodes [164] and solar cells [165] on different substrates have been demonstrated using ELO method.
3.3 Experimental procedure

For the purpose of this work the HBV material structure is transferred on silicon substrate in a process of low temperature plasma assisted wafer bonding.

Prior to the wafer bonding the In$_{0.53}$Ga$_{0.47}$As/In$_{0.52}$Al$_{0.48}$As based HBV material structure is grown by molecular beam epitaxy (MBE) on a lattice matched InP substrate in reverse order to the one shown in Fig. 2.6 and as described in section 2.2.3. By doing so, after the epitaxial transfer the 400 nm thick In$_{0.53}$Ga$_{0.47}$As contact layer will be on top of the transferred material, enabling further diode fabrication.

The wafer bonding process steps are depicted in Fig. 3.2. The epitaxial transfer procedure begins with silicon wafer cleaning in the standard cleaning solution (RCA) for removal of organic contaminates. Subsequently, silicon native oxide is etched in HF solution. The native oxide removal step is usually performed just before silicon wafer treatment with plasma. Unless visible surface contamination, InP wafer is not cleaned.

In the next process step, InP substrate with the epitaxial material and silicon wafer are oxidised. Bombardment with oxygen ions causes breaking of surface bonds, which results in cleaning of the surface from hydrocarbon and water related species. The oxygen plasma treatment also creates free bonds (dangling bonds) which are essential to obtain direct wafer bonding. Prior to the wafer plasma treatment, the chamber is cleaned for 20 min in oxygen atmosphere. Since the available plasma system is not equipped with an in-situ wafer bonding extension, the wafers are oxidised separately and pre-bonded in the ambient air. Before pre-bonding, silicon wafer is dipped in DI water and subsequently blow dried with N$_2$. Then the wafers are joined with the oxidised surfaces, and the bonded pair is transferred to the wafer bonder. The storage in the wafer bonder under an applied pressure and at specific temperature gradually increases the bonding strength and eventually covalent bonds are created [136].

In the last step of the process the InP substrate is wet etched in HCl:H$_2$O. The selectivity of the etching solution assures that the etching will stop when In$_{0.53}$Ga$_{0.47}$As layer is reached.
3.3 Experimental procedure

3.3.1 Material characterisation

Methods like infrared (IR) inspection, transmission electron microscopy (TEM), atomic force microscopy (AFM) and X-ray diffraction (XRD) were introduced to characterise the quality of the epitaxially transferred material. The results of these characterisations are presented below.

- **Infrared inspection**

The very first procedure after completing the process of wafer bonding is verification of the bond quality. If one of the wafers is transparent to the visible light, i.e. glass, quartz or GaN, then the voids can be easily detected. However, for the bonded pair with wafers that are not transparent to the visible light i.e.: Si/Si, Si/InP or Si/GaAs, an optical transmission method has to be applied. In this method a light source, usually infrared lamp, is placed under the structure, and an IR camera is employed to detect the transmitted wavelength. The voids, areas where the bonding did not occur, will be visible as darker regions. An example of Si/InP structure is shown in Fig. 3.3. The diameter of InP is 3 \(\prime\). The revealed void area is 15 mm in diameter.

![Figure 3.3: Infrared inspection image of the wafer pair obtained after bonding. InP wafer is 3 \(\prime\) size. The dark area indicates unbonded area (void) with the diameter of 15 mm.](image)

- **Transmission electron microscopy**

In the transmission electron microscopy (TEM) forward scattered electrons are used to study the material grain boundaries and to observe its lattice defects. We have applied this method to study the bonding interface, and to inspect the quality of the \(\text{In}_{0.53}\text{Ga}_{0.47}\text{As}\) surface after wet etch removal of InP substrate. The cross-section of HBV material on silicon substrate is shown in Fig. 3.4. The insets show studied areas of (top) \(\text{In}_{0.52}\text{Ga}_{0.48}\text{As}/\text{InAlAs}/\text{AlAs}\) structure and (bottom) \(\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{Si}\) interface with 5 nm thick oxide layer.

- **Atomic force microscopy**

The surface morphology after wet-etch removal of InP substrate was studied with atomic force microscopy (AFM). An example of AFM scan after completed epitaxial transfer is shown in Fig. 3.5. The roughness of epitaxially grown material on lattice matched substrate is usually below 1 nm, while the obtained roughness on this sample is 18 Å. The increased surface roughness might be related to \(\text{HCl}:\text{H}_{2}\text{O}\) etching solution, which also etches \(\text{In}_{0.53}\text{Ga}_{0.47}\text{As}\) but with much smaller etch rate compared to etch rate of InP.
X-ray diffraction

X-ray diffraction (XRD) is a non-destructive characterisation method which allows to study structural chemical composition, crystal structure, crystallite size, strain, preferred orientation and layer thickness. Although this method is mainly used for epitaxially grown materials, we have applied it to verify the presence of transferred \( \text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{In}_{0.52}\text{Al}_{0.48}\text{As} \) film on silicon substrate. To do that a \( \omega \) rocking curve and \( \omega-2\theta \) 2D scans were taken. All scans were taken with (004) silicon peak as a reference peak. The 2D scan was taken in the range of 8.5\(^\circ\) and 4\(^\circ\) for \( 2\theta \) and \( \omega \) respectively. A SOI wafer with 300 \( \mu \text{m} \) thick silicon handle and 20 \( \mu \text{m} \) thick device layer was measured for a reference.

The results of \( \omega \) rocking curve scan are shown in Fig. 3.6, where blue line corresponds to SOI substrate while red line is for the SOI substrate with epitaxial material. Besides two peaks corresponding to SOI substrate, a clear peak for \( \text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{In}_{0.52}\text{Al}_{0.48}\text{As} \) film was detected. The results for 2D scan are presented in Fig. 3.7.
3.3 Experimental procedure

Fig. 3.4: Transmission electron microscopy image of epitaxially transferred HBV material structure onto silicon substrate. The insets show (top) In$_{0.52}$Ga$_{0.48}$As/InAlAs/AlAs structure, and (bottom) bonding interface with 5 nm thick oxide layer.

Fig. 3.5: AFM scan of In$_{0.53}$Ga$_{0.47}$As after wet etch removal of the InP substrate. The roughness of In$_{0.53}$Ga$_{0.47}$As is 18 Å.
Fig. 3.6: XRD rocking-curve measurements of In$_{0.53}$Ga$_{0.47}$As epitaxial transferred on SOI substrate (top), and a reference SOI substrate (bottom). Scans were taken with (004) silicon peak as a reference. (NB! Intensity is not in scale.)

Fig. 3.7: 2D X-ray diffraction scan showing In$_{0.53}$Ga$_{0.47}$As epitaxial layer and two peaks corresponding to SOI substrate. Scan was taken with (004) silicon peak as a reference.
Chapter 4

Integrated HBV frequency multipliers

In this chapter, a silicon and silicon-on-insulator (SOI) integrated frequency multipliers in HBV technology are presented. The chapter begins with a detailed description of fabrication procedure for these devices. It is divided into two parts: front- and back-side technologies. The back-side process, which is described in here, was developed specifically for circuits on SOI substrate. The chapter continues with design methodology for HBV diode and frequency multiplier circuits. Then characterisation methods such as DC characterisation, vector network analysis and RF measurements are described. This is followed by the main results for both silicon and SOI technology.

4.1 Technology

Fabrication of integrated frequency multipliers is divided into front and back-side processing. The front-side process is dedicated to HBV device and circuit fabrication, while the back-side process is dedicated to wafer thinning, back-side metallisation, and device separation. The processing steps are described in the following subsections.

4.1.1 Front-side technology

The front-side technology is divided into HBV device formation, air-bridge and microstrip circuit electroplating. The HBV diode is formed using standard III-V fabrication methods. The fabrication steps are illustrated in Fig. 4.1. In the first process step, a UV negative photoresist is applied and the ohmic contact areas are patterned. The pattern exposure and photoresist development is followed by a 30 s long wet etch in HCl:H₂O₂ (1:100) solution, which removes native oxide from In₀.₅₃Ga₀.₄₇As surface. Native oxide is removed prior to ohmic contact metallisation evaporation.

Two types of metallisation stacks to form ohmic contact to In₀.₅₃Ga₀.₄₇As have been studied, i.e. Ni/Ge/Au (10 nm/50 nm/150 nm) and Ti/Pd/Au (20 nm/40 nm/200 nm). The Ni/Ge/Au contact requires a thermal annealing step in order to allow germanium diffusion into the epilayer, contributing to increased doping concentration [166]. The
Ni/Ge/Au ohmic contact after annealing at 280 °C for 60 s in N₂ atmosphere shows contact resistance of approximately $2 \times 10^{-4}$ Ωmm. However, even short annealing time at elevated temperatures will produce voids due to hydrogen outgassing, which originates from the molecular water at the bonding interface [167, 168]. This is resolved by performing annealing after isolation wet etch or use of metallisation that results in an ohmic contact without annealing. Ti/Pd/Au forms ohmic contact as-deposited, and the contact resistance is approximately $2.5 \times 10^{-4}$ Ωmm. Rapid thermal annealing tests at temperatures below 300 °C did not show significant improvement in the contact resistance value [169].

In addition to ohmic contact metallisation, a 200 nm thick Ti layer is evaporated. This layer is later used as a mask for mesa dry etching.

Following the metallisation lift-off, mesas are first dry etched in CH₄ atmosphere, and subsequently wet etched in H₂O₂:H₂SO₄:H₂O solution. The wet etch results in reduced damage to the mesa side walls, but also reduces the cross sectional mesa dimensions.

Diode formation is followed by electrical mesa isolation. Mesas are first protected with a positive photoresist and then the remaining buffer layer is wet etched in H₂O₂:H₃PO₄:H₂O solution.

Prior to the air-bridge connections and microstrip circuit electroplating, the silicon substrate is passivated with SiO₂. The process steps are shown in Fig. 4.1(d) and 4.1(e). First, diodes are patterned with photoresist, and then SiO₂ is deposited by reactive sputtering. Subsequently, photolithography is repeated and the dielectric is wet etched from diode areas in diluted solution of buffered hydrofluoric acid (BHF). Hydrophobic surface indicates that SiO₂ was completely removed.

Prior to gold electroplating, a layer consisting of PMGI DUV resist is applied on the chip. Subsequently, a seed layer comprised of Ti/Au (10 nm/100 nm) is DC sputtered on the chip surface. In the following photolithography step, the electroplated area that defines air-bridge connections and microstrip components is patterned with a 3.6 μm thick photoresist. Then, 2 μm of gold is deposited by electroplating. After gold deposition the resist is stripped and the seed layer is removed by ion beam sputtering, and the PMGI layer is dissolved in warm photoresist remover.

### 4.1.2 SOI back-side technology

There is a significant difference in the back-side technology between a W-band frequency tripler [Paper B] and a 500 GHz frequency quintupler [Paper A]. The circuit presented in [Paper B] was fabricated on a bulk silicon substrate, while the circuit from [Paper A] makes use of silicon-on-insulator (SOI) substrate with predefined device thickness. In [Paper A], after completing the process of integrated circuits fabrication, the chip is diced into individual components, and then the substrate is thinned to the desired thickness. For the circuit on SOI, a new approach was developed, and the process flow is illustrated in Fig. 4.2.

Prior to thinning, front side of SOI wafer is coated with thick photoresist (approximately 6 μm), which protects devices from mechanical damage. Then, the silicon chip is mounted upside down on a carrier wafer with a UV curable adhesive. This simplifies silicon handling after the thinning process. Sapphire wafer is used as a carrier. Choice of sapphire is motivated by its excellent thermal properties, hence it provides effective heat reduction during the dry etching process.
Fig. 4.1: Front-side process flow for integrated HBV frequency multipliers. (a) Ohmic contact formation. (b) Mesas dry and wet etch. (c) Diode isolation by wet etch removal of In$_{0.53}$Ga$_{0.47}$As buffer. (d) SiO$_2$ deposition. Mesas are protected with a photoresist. (e) Wet etch of remaining dielectric layer from mesa area. Photoresist mask is dissolved in resist remover. (f) Photolithography and Au seed layer sputtering. (g) Photolithography and Au electroplating of air bridges and microstrip circuits. (h) Ion beam etching of seed layer and dissolution of PMGI e-beam resists. (NB! Drawings are not in scale.)
Fig. 4.2: Process flow for circuits on SOI. (a) Upside-down assembly on a sapphire carrier wafer. (b) Dry etch of the bulk silicon handle, followed by wet etch removal of buried oxide. (c) IR back-side photolithography followed by evaporation of metallisation and lift-off. Subsequently, trenches are patterned on the back-side of silicon, and etched in the Bosch process. (d) Removal of the protecting photoresist and circuits release from the carrier wafer. (NB! Drawings are not in scale.)
Next, the silicon handle is dry etched in SF\textsubscript{6} atmosphere. The high selectivity towards SF\textsubscript{6} dry etching between silicon and silicon dioxide ensures that the etching process will stop when the buried oxide is reached. The dry etch technique was prioritized over wet etch technique i.e. KOH and TMAH. It is mainly because of the high temperature etch solutions (80 \degree C) and slow etch rate, i.e. for KOH it is 65 \mu m/h, and for TMAH the etch rate is 20 \mu m/h.

Subsequently, the buried oxide is wet etched in buffer oxide etch solution, and the silicon device layer is exposed. In the next step, the back-side of the chip is patterned with IR back-side alignment, and then Ti/Au (5 nm/200 nm) is evaporated. Afterwards, the chip is patterned with thick photoresist which masks the back-side circuit area. The patterned trenches are etched by deep reactive ion etching (Bosch process), and the individual circuits are released from the carrier wafer by dissolving the protecting resist in warm acetone.

### 4.2 Circuit design and characterisation

#### 4.2.1 Design

The process of circuit design has an iterative nature, in which different circuit components are first optimised separately, and then combined into one item for the final optimisation. The design is divided into several steps that involve optimisation of the diode material structure for low leakage current and high breakdown voltage, followed by optimisation of individual microstrip circuit components for input and output matching, and waveguide probes design. The diode and circuit design methodology and the aims of the optimisation are shortly described below.

- **Diode optimisation**

  Design of a HBV based frequency multiplier begins with optimisation of material structure. The aim is to obtain low conduction current and to maximise the breakdown voltage of the diode [75]. An important parameter that must be considered is the thermal conductivity (κ) of the materials, which will influence the device thermal resistance (R\textsubscript{th}). In power devices, a high R\textsubscript{th} value is the main limiting factor for their high power operation. For example, a HBV diode in In\textsubscript{0.53}Ga\textsubscript{0.47}As (κ=4.82 W/mK at RT) on InP substrate will have 21% higher R\textsubscript{TH} than if the same diode was realised in GaAs (κ=51 W/mK at RT) on GaAs substrate [Paper D]. The R\textsubscript{th} value can be reduced by 21% if InP substrate is replaced with silicon, and 50% in case when silicon is used instead of GaAs substrate [Paper D].

  The number of mesas and diode dimensions are optimised using a HBV self-consistent electro-thermal model [68] and harmonic balance simulations. Ideally, the diode dimensions should be smaller than λ/10. The optimum embedding impedances of the diode should result in the highest possible conversion efficiency. With the optimum diode impedances at desired harmonics the frequency multiplier circuit can be designed.

- **Circuit design**

  Fig. 4.3 show models for frequency multipliers with possible varactor diode mounting configurations. A common method is to realise circuit with microstrip elements. The input signal at fundamental frequency (f\textsubscript{p}) is introduced to the varactor with an input
matching circuit. The input matching must provide a good match for the fundamental frequency and should include a band-stop filter for higher order harmonics. Since HBV diodes generate only odd harmonics of the input signal ($3 \times f_p$, $5 \times f_p$, ...), an idler circuit must be included only if a frequency quintupler or higher is to be designed. The output matching network must provide an impedance matching at the output frequency, as well as an RF ground at $f_p$. Input and output waveguide probes are included in the design, if the frequency multiplier is to be assembled in a waveguide configuration. The input probe couples the input signal at $f_p$ to the circuit, while the output probe couples the generated signal at $n \times f_p$ to the output waveguide. Part of the design is circuit channel optimisation, and it aims to effectively cut-off higher order electromagnetic modes, so that only desired microstrip mode is present. An example of a frequency tripler in HBV technology for W-band is shown in Fig. 4.4. The drawing depicts individual circuit elements.

### 4.2.2 DC characterisation

The purpose of DC characterisation is to validate the quality of the diode in terms of carrier density and junction capacitance ($C_j$). To do that a current-voltage ($I$-$V$) and capacitance-voltage ($C$-$V$) measurements are taken at RT and in dark conditions. The dark measurement conditions eliminate light influence onto device performance. Prior to $C$-$V$ measurement an open/short compensation is performed in order to extract parasitics from the test set-up components such as probes and cable connections. The $C$-$V$ curve is taken at AC voltage frequency 1 MHz.

From the $I$-$V$ measurements a leakage current and breakdown voltage of the diode can be estimated. Performing $I$-$V$ at different temperatures ($T$) and plotting $I/T^2$ versus $1/T$ at constant bias the barrier height ($\phi_B$) can be estimated [170]. The doping concentration can be extracted from the slope $I/C^2$-$V$.

A typical DC characteristic of an integrated four mesas (twelve barriers) HBV diode
4.2 Circuit design and characterisation

Fig. 4.4: Scheme of a frequency tripler in HBV technology, showing circuit elements.

is shown in Fig. 4.5. The measurement was taken from -10 V to 10 V. The maximum capacitance for this diode is 130 fF, which gives a maximum barrier capacitance of 2.2 fF/µm².

Fig. 4.5: Measured current-voltage and capacitance-voltage for four-mesas HBV diode with 700 µm² contact area.

4.2.3 S-parameter characterisation

Although, the C-V characterisation with LRC method is capable of measuring impedance in broad range, this method is limited to hundreds of megahertz. Thus, for devices with high leakage current (parallel conductance, \( G_p \)) accurate extraction of \( C_j \) is difficult. An alternative method to LRC are scattering parameters (S-parameters) measurements. In this method the device impedance is characterised by measuring incident, reflected and transmitted waves with vector network analyser, usually over a broad frequency range. Performed at high frequencies S-parameter characterisation allows for accurate extrac-
4.2.4 RF characterisation

Prior to the RF characterisation the frequency multiplier circuit is assembled in the waveguide channel with a nonconducting glue, wax or solder paste. An example of a waveguide block, which consists of two split and mirrored parts is shown in Fig 4.6. The waveguide block is machined in a brass which is gold electroplated later. The brass-machined waveguides are not the only option for high frequency circuits assembly. Waveguides formed in SU-8 [172,173] and in silicon [52,55] were also demonstrated.

The RF characterisation scheme is shown in Fig. 4.7. The input signal is provided by an Agilent E8257D signal generator. If the input signal is in the W-band range (75–110 GHz), then a frequency extender from Agilent/OML is placed after the signal generator. The signal level ($P_{AVS}$) from the signal generator is 18 dBm, and from the W-band frequency extender it is 5 dBm. This power is usually amplified with a single power amplifier or a chain of power amplifiers. For frequency range between 30 GHz and 40 GHz a Spacek Labs Ka-band power amplifier is used [Paper B], [Paper C], while a GaN power amplifier is used at W-band frequency range [Paper A].

To avoid unwanted effects of standing wave, an isolator is placed after the power amplifier. A 10 dB coupler, which follows the isolator, allows for accurate monitoring of the available power ($P_{AVA}$) delivered to the frequency multiplier, and the reflected
4.3 Silicon integrated frequency multipliers

A monolithic integrated frequency tripler for W-band (75–110 GHz) has been designed and demonstrated with InP technology [84],[Paper C]. Because of small difference in the permittivity between InP and silicon material, the same circuit concept was realised on a silicon substrate with epitaxially transferred In$_{0.53}$Ga$_{0.47}$As/In$_{0.52}$Al$_{0.48}$As [Paper B].

The device performance was compared in terms of an output power ($P_{OUT}$) at 29 dBm power available ($P_{AVA}$), 3-dB bandwidth, and conversion loss ($CL$). In Fig. 4.8(a) the measured $P_{OUT}$ versus output frequency ($f_{OUT}$) for both devices when driven with 29 dBm $P_{AVA}$ is shown. Both devices deliver almost 23 dBm of $P_{OUT}$ at 103 GHz and at 107 GHz $f_{peak}$ for circuits on silicon and InP substrate respectively. The shift in the $f_{peak}$ for these devices can be caused by one of the following factors. First, the diode fabrication processes were not identical, e.g. non-alloyed ohmic contacts were used for diodes formed in epitaxially transferred material. Second, is related to the chip assembly precision in the waveguide block. The monolithically integrated frequency tripler shows broader 3-dB bandwidth if compared with heterogeneously integrated device, marked in Fig. 4.8(a). However, if one considers the device’s $CL$ then the silicon integrated frequency multiplier is better than the other device, see Fig. 4.8(b).

To conclude, the insignificant differences in the RF performance between demonstrated frequency triplers with monolithic and heterogeneous integration technology show that the latter has potential for use in high frequency electronics applications.

![Fig. 4.8: (a) Output power characteristics at 29 dBm $P_{AVA}$ and 3-dB bandwidth for devices on InP (dashed) and silicon (solid) substrate. (b) Output power and conversion loss at centre frequency for InP (dashed) and silicon (solid) integrated frequency tripler.](image-url)
4.4 Frequency multipliers in SOI technology

At THz frequencies, for an optimum circuit performance, the substrate must be thinned to a few micrometres. However the thinning process, which is usually done by etching or mechanical lapping, does not assure a uniform and accurate thickness of the final chip. Therefore other methods must be considered. Use of silicon-on-insulator (SOI) is one of possible solutions. By replacing bulk silicon with a SOI wafer thin and uniform devices can be fabricated [174]. The SOI technology was implemented for Schottky diode frequency quadrupler up to 160 GHz [22] and for a 474 GHz frequency quintupler in HBV technology [Paper A]. The latter represents the highest frequency of operation for to-date demonstrated HBV frequency multipliers. It is worth mentioning that the HBV frequency quintupler from [Paper A] was designed in InP technology. However, neither DC nor RF characterisation of 20 \( \mu m \) thick InP MMICs was possible due to circuits bending and breaking. This is not an issue for devices processed on SOI substrate. Excellent mechanical properties of silicon allow for fabrication of planar, uniform in thickness, and robust circuits.

The RF characterisation results for the SOI integrated frequency quintupler are shown in Fig. 4.9(a). The maximum \( P_{OUT} \) for this devices is 2.8 mW for 26 dBm \( P_{AVA} \), and the reflected power (\( P_{RL} \)) is better than -10 dB. In Fig. 4.9(b) \( P_{OUT} \) as a function of \( P_{AVA} \) and corresponding conversion efficiency (\( \eta \)) at \( f_{peak} \) for this device are presented. Its maximum conversion efficiency is 0.75% [Paper A].

![Fig. 4.9: (a) Measured output and return power for 26 dBm power available. (b) Output power and corresponding conversion efficiency versus power available measured at centre frequency. The measurement results are given with symbols, while the solid line corresponds to the simulation results [Paper A].](image-url)
Chapter 5

Conclusions and future outlook

In this thesis diode-circuit integration approaches for THz applications were studied. Great part of this work was devoted to technology development for heterogeneously integrated Heterostructure Barrier Varactor (HBV) frequency multipliers on silicon and silicon-on-insulator (SOI) substrates. This is motivated by the fact that the optimal substrate material in terms of electronic, thermal and mechanical properties is often different from the native substrate that the epitaxial material was grown on. By enabling the integration of high performance epitaxy with a suitable substrate, an increase in the performance and functionality of the final device is achieved.

Common methods for diode integration in a high frequency circuit are hybrid and monolithic integration (MIC). The hybrid refers to a method in which a discrete diode is flip-chip assembled or wire bonded to a circuit. For high power electronics most convenient substrate materials are those which provide an efficient heat-dissipation from the active device. This is addressed in [Paper E] in which microstrip circuit was fabricated on AlN substrate - a material which has good thermal conductivity. Presented in [Paper E] frequency quintupler at center frequency of 175 GHz delivers 60 mW of power corresponding to 6.3 % efficiency.

However, with an increase of operational frequency the circuit and diode dimensions must be scaled respectively. These consequently reduce the assembly tolerances for hybrid technology. Therefore, a MIC technology represents a more convenient approach to the issue that allows high circuit reproducibility. An example of MIC integrated frequency tripler on InP substrate is presented in [Paper C]. The device delivers more than 180 mW of output power at 107 GHz, over 15 % broad 3-dB band. However, InP is a fragile material in a way that when thinned to few micrometres it becomes difficult to handle and waveguide assemble. In addition, high power operation of devices on InP substrates is limited by low thermal conductivity of the material. Therefore, use of substrate materials with significantly better mechanical and thermal properties is essential.

An integration of compound semiconductors onto foreign substrate is one of the possible scenarios in heterogeneous integration. This method is common for silicon integrated photonic devices, however it shows a great potential for THz electronic applications also. An example of silicon integrated frequency tripler is given in [Paper B]. It employs the same circuit design as in [Paper C]. The $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ HBV material structure was transferred onto silicon using a process of low temperature plasma as-
sisted wafer bonding. Measured output power of 180 mW at 103 GHz, and 9 % broad 3-dB bandwidth for this device is comparable with the results in [Paper C]. The thermal analysis presented in [Paper D] showed that the material transfer to substrates with higher thermal conductivity reduces thermal resistance of the diode, consequently enhancing its thermal performance.

Considering specific requirements for final substrate thickness at THz frequencies, a technology for heterogeneous integrated devices on SOI substrate was developed. Use of SOI wafer with predefined device layer thickness allowed to achieve robust 20 µm frequency multiplier circuits [Paper A]. With measured output power of 2.8 mW at 474 GHz, this device showed great potential of integrated HBV technology as future power sources.

Use of unique mechanical properties of silicon allows for further advancement of membrane, via-holes and filters micromachining. In addition, complex waveguide structures with integrated antennas can be obtained in one process, which reduces misalignments that are in due time detrimental for performance of THz applications. This gives possibility for 3D integration of new generation THz circuits and systems.
Summary of appended papers

Paper A

A 474 GHz HBV Frequency Quintupler Integrated on a 20-μm Thick Silicon Substrate

This paper presents the first silicon integrated HBV frequency quintupler for 474 GHz. The In$_{0.53}$Ga$_{0.47}$As based material structure was epitaxial transferred on silicon-on-insulator (SOI) substrate in order to obtain an accurate and uniform final circuit thickness (20μm). In addition to that the steady-state thermal simulations were implemented to study the thermal performance of this diode.

Contribution: I developed the process for SOI substrate, transferred epitaxial material onto SOI, fabricated devices and circuits, performed DC and RF characterisation, analysed measurements data, and wrote the paper.

Paper B

Silicon Integrated InGaAs/ InAlAs/ AlAs HBV Frequency Tripler

The results present the first silicon integrated In$_{0.53}$Ga$_{0.47}$As/In$_{0.52}$Al$_{0.48}$As HBV frequency tripler operating at W-band frequency range. The maximum output power measured for this device is better than 180 mW, which corresponds to 23 % efficiency. The performance of this device is comparable with the state-of-the-art monolithic integrated HBV × 3 frequency multiplier described in [Paper C].

Contribution: I personally contributed to the epitaxial transfer of InP-based HBV material structure onto silicon substrate, device fabrication, DC and RF characterisation, data analysis, and writing the paper.

Paper C

High Efficiency and Broad-Band Operation of Monolithically Integrated W-Band HBV Frequency Tripler

This conference publication presents a monolithically integrated HBV frequency tripler on InP substrate. The circuit delivers 185 mW output power at 107 GHz, corresponding to 23 % efficiency, and 15 % of 3-dB bandwidth.

Contribution: I personally contributed to the device fabrication, DC and RF char-
acterisation, data analysis and writing the paper.

Paper D

Thermal Analysis of III-V HBV Diode Structures on InP, GaAs, Silicon and Diamond Substrates

This paper presents steady-state thermal simulations of In$_{0.53}$Ga$_{0.47}$As and GaAs HBV diodes on InP, GaAs, silicon and diamond substrates. The physical dimensions of the studied diode correspond to the dimensions of high power integrated HBV frequency multipliers for W-band. It is shown that material transfer onto substrates with better thermal conductivity than the donor substrate reduces the thermal resistance, thus allowing for enhanced thermal handling capability.

Contribution: I have prepared the steady-state thermal simulations, data analysed and wrote the paper.

Paper E

A 175 GHz HBV Frequency Quintupler With 60 mW Output Power

This publication describes a fixed tuned frequency quintupler at 175 GHz. The discrete HBV diode is flip-chip soldered into a microstrip matching circuitry. The circuit is fabricated from AlN substrate, a material that has a excellent thermal properties which ensure enhanced heat-dissipation from the active component. The presented device delivers 60 mW output power corresponding to 6.3 % efficiency.

Contribution: I personally contributed to the fabrication and DC characterisation of the discrete devices and writing the paper.
Acknowledgment

For the last five years I had possibility to work with many people. Most of them were source of inspiration, motivation and advice. The list is long, and it begins with Prof. Jan Stake my examiner and main supervisor. Thank you for the PhD study opportunity at Terahertz and Millimeter Wave Laboratory.

The list continues with my co-supervisors, which number over the past two years tripled suddenly. First, Dr. Josip Vukusic who introduced me to the HBV technology. Without designs from Dr. Tomas Bryllert I would not have much to work on. And finally Dr. Huan Zhao thanks to whom I started to work on molecular beam epitaxy and development of InGaAs Schottky diodes.

Others that should not be forgotten are Prof. Erik Kollberg for the feedback on the publications. Anke Sanz-Velasco who introduced me to the technology of low temperature plasma assisted wafer bonding. Special thanks go to Zonghe Lai for all of these masks that he prepared for my projects, and TEM images which appear in this thesis. Göran Petersson who shared with me his knowledge on silicon fabrication. Mahdad Sadeghi for the epitaxial material growth. Arne Øistein Olsen for RF characterisation assistance, and squash games which kept me in shape.

I shall not forget the current and former staff from the Nanofabrication Laboratory, Chalmers University of Technology, in particular: Johan Andersson, Henrik Frederiksen, John Halonen, Mats Hagberg, Karin Hedsten, Piotr Jedrasik, Kajja Matikainen, Emmy Nilsson and Ulf Söderwall for their assistance in the cleanroom whenever needed.

I wish to acknowledge all of my colleagues form Terahertz and Millimetre Wave Laboratory, Group of Advanced Receiver Development, Microwave Electronics Laboratory, Physical Chemistry, from the process laboratory and my former neighbors. Thanks to you Chalmers and Göteborg was not only place of labour. I wish not to forget colleagues from my study time in Wroclaw, from whom I am always happy to hear and whom I visit whenever I travel to Poland.

Last but not least, to my parents and family for their love and support during these years.

This PhD work was in part funded by the European Space Agency (ESA), the Swedish Research Council (VR) and the Swedish National Space Board.
Bibliography


[81] B. Nicolae, D. R. Chowdhury, and H. L. Hartnagel, “Experimental studies of Al$_{0.12}$Ga$_{0.88}$N/GaN heterostructure varactors in view of frequency increases,” in German Microwave Conference, 2008, pp. 260–262.


[83] J. G. Champlain, R. Magno, M. Ancona, H. S. newman, and J. B. Boos, “InAs-based heterostructure barrier varactor devices with In$_{0.3}$Al$_{0.7}$As$_{0.4}$Sb$_{0.6}$ as the barrier material,” Solid-State Electronies, vol. 52, pp. 1829–1832, 2008.


Appendix

Epitaxial transfer

1. Silicon wafer preparation
   Silicon cleaning
   Solution $\text{NH}_4\text{H}_2\text{O}_2\cdot\text{H}_2\text{O}$
   Content 1:5:20
   Time 10 min
   Temperature 60 °C
   Water rinse
   Native oxide removal
   Solution 2% HF
   Time 30 s
   Temperature RT
   Water rinse

2. Plasma oxidation
   ICP power 800 W
   Electrode power 15 W
   Plasma $\text{O}_2$ 20 sccm
   Gas pressure 20 mTorr
   Time 30 s

3. Wafer bonding
   Pressure 1,000 mbar
   Temperature 50 °C
   Time 4 h

4. InP substrate wet etch removal
   Etchant $\text{HCl}\cdot\text{H}_2\text{O}$
   Content 5:1
   Temperature RT
Sputter deposition of 100 nm thick SiO$_2$

Substrate cleaning
Plasma Ar 30 sccm
Power 40 W
Pressure 5 mTorr
Time 30 s
SiO$_2$ deposition
Plasma O$_2$ 5sccm, Ar 30 sccm
RF power 250 W
Pressure 10 mTorr
Time 7 min

Photolithography for defining electroplating area in AZ4533

Dehydration bake 100 °C, 60 s
Spin resist 4000 rpm, 30 s
Bake 100 °C, 90 s
Dehydration RT, 15 min
Edge beak exposure 120 s
Develop AZ351:DI (1:5), 100 s
Pattern exposure 30 s
Develop AZ351:DI (1:5), 100 s
Descum 20 s